If you click on the figure above, it will step through the major processes to fabricate CMOS transistors on a wafer. Modern processes also use low doped drain (LDD) and strained-Si heterostructures which are not discussed in the schematic diagrams above.
